



IJEAST

INTERNATIONAL JOURNAL
OF ENGINEERING APPLIED SCIENCE
AND TECHNOLOGY



VOLUME : 1 ISSUE : 4 Print / Issue Publication Date: 08-Oct-2016



ISSN : 2455-2143



Indexed In



WWW.IJEAST.COM

editor@ijeast.com



THE EFFECT OF CHANNEL AND GATE LENGTH OF LDMOS DEVICE ON ITS PERFORMANCE

Suman Chahar, Prof. G.M.Rather
Department of Electronics and Communication,
National Institute of Technology
Srinagar, Jammu & Kashmir 190006, India

Abstract - In this paper, the DC and AC characteristics of LDMOS transistor has been investigated. The parameters of LDMOS device namely breakdown voltage (BV), on-resistance, transconductance output conductance, cut off frequency and maximum frequency of oscillation have been studied with varying channel and gate length. A compact model of lateral double diffused MOS (LDMOS) transistor having small size with different characteristics have been presented in this paper. This investigation revealed some improved in on-resistance and breakdown voltage, cut off frequency (f_T) and maximum frequency of oscillation (f_{max}) of this device. All characteristics have been simulated by a two dimensional device simulator.

Keywords— LDMOS, Breakdown Voltage, Cut off Frequency, Gain, On-Resistance.

I. INTRODUCTION

The growth in personal communications systems, TV broadcast and cellular base stations is rapidly accelerating worldwide. There are a number of different modulation and access schemes including GSM, CDMA and WLL. The emergence of new communication standards has put a key challenge for semiconductor industry to develop RF devices that can handle high power and high frequency simultaneously. Over the past decades, semiconductor device researchers have proposed many challenging devices and technologies for growing of high power, high frequency, high temperature, high linearity and high efficiency communication system. Si transistors, hetero-structure bipolar transistors (HBTs), SiGe HBTs, GaAs high electron mobility transistors (HEMTs) and SiC metal semiconductor field effect transistors (MESFETs) have achieved a standard position in these areas and RF devices play a key role in the design of power amplifiers (PAs), which is considered as a heart of base station. LDMOS devices have been dominating in the communication field since last decade and are still widely used for PA design and development. LDMOS is the one of these devices used for high power and high frequency

applications. This paper deals with the optimization of RF-LDMOS transistor [1]-[4].

Initially the RF-LDMOS is studied in TCAD for the improvement in RF performance. The physical intrinsic structure of RF-LDMOS is provided by Infineon Technologies AG. A reduced surface field (RESURF) of low doped drain (LDD) region is considered in detail because it plays an important role in RF-LDMOS devices to obtain high breakdown voltage (BV). But on the other hand, it also reduces the RF performance due to high on-resistance (R_{on}). The excess interface state charges at the RESURF region are introduced to reduce the R_{on} , which not only increases the dc drain current, but also improve the RF performance in terms of power, gain and efficiency. The important achievement is the enhancement in operating frequency up to 4 GHz. In LDD region, the effect of excess interface charges at the RESURF is also compared with dual implanted-layer of p type and n-type. The comparison revealed that the former provides 43 % reduction in R_{on} with BV of 70 V, while the later provides 26 % reduction in R_{on} together with BV of 64 - 68 V. Therefore, the motivation of this brief is to explore structure modification in LDMOS to enhance its high voltage and high frequency capabilities [5]-[20].

This paper compare the transconductance, output conductance, cut off frequency (f_T) and maximum frequency of oscillation (f_{max}) with variation of gate length and channel length.

II. LDMOS FEATURES/STRUCTURES

A transformed low power LDMOS transistor presents several features which improved their RF properties from a low power MOSFET [21]. The fig.1 and fig.2 show the general and simulated structure of a LDMOS transistor. In this fig, the drift region consists of a low doped n well diffusion in a p type substrate and channel region is formed by lateral diffusion of a p base implantation. The poly-silicon gate length is 0.75 μm and channel length is 0.3 μm . Due to low doped of n well, depletion region are enhanced in LDMOS transistor so that BV and R_{on} are higher and RF performance are degraded.




Fig.1. Schematic/reference diagram of LDMOS.




Fig. 2. Simulator based LDMOS model.

A. Modelling of LDMOS using device Simulation-

A device structure for simulation was created using process simulation that includes the actual process details used for fabrication. Two dimensional numerical simulations of the device have been used for simulation. The models viz. drift-diffusion equations, Poisson and SRH (Shockley-Read-Hall) are considered for generation-recombination; FLDMOB and CVT model for velocity saturation-mobility; and IMPACT SELB for impact ionization. These simulations methods allow taking into account carrier-carrier scattering in the high doping concentration, carrier velocity saturation, dependence of mobility on temperature and vertical electric influence. Breakdown mechanism is also investigated by both two dimensional process simulations using IMPACT SELB model. The device simulation was then used to reproduce the measurement DC and AC characteristics. Using 2D device simulations, LDMOS is shown to exhibit significant improvement in BV, R_{on} , g_m , f_t and f_{max} .

III. RESULTS & DISCUSSIONS

Many analytical models and some first order equations are used for optimization of DC and AC characteristics of device.

B. DC characteristics

DC analysis provides the current voltage characteristics, threshold voltage, breakdown voltage (BV), on-resistance (R_{on}), and transconductance (g_m). DC analysis is taken by current-voltage (IV) characteristics; input gate voltage and output drain current as shown in Fig.3 in which drain current is plotted against drain voltage from 0V to 6 V with gate biasing between 1V to 10V. For lower V_{gs} value, the difference between two curves is not very distinct, but for greater V_{gs} values, the drain current for LDMOS is lower due to the R_{on} .

Drain current flows only if gate voltage exceeds the threshold voltage following the relation.

$$I_d = I_{dss}(V_{gs} - V_{th})^2 \quad (1)$$

And threshold voltages for LDMOS device are shown in fig.4, in which threshold voltage decreases with increase the drain voltage whereas V_{ds} has value 0.1V, 1V and 2V and threshold voltage reach 1.7V, 1.6V and 1.4V respectively.

Hence the theoretical and simulation studies show that LDMOS has lower drain current flow than compare to conventional NMOS because LDMOS has higher on resistance (R_{on}) which produced due to addition of n well region [22]. The theoretical investigations conclude that the R_{on} and BV of LDMOS device depends on lightly doped drain region (LDD). The on resistance and BV increases with decrease doping in drift/n well region. Basically the R_{on} consists of the channel resistance, the drift region resistance and substrate resistance. Hence in this simulation, we simulate the R_{on} with influence of gate and channel length, keeping LDD region length small and other




Fig. 3. IV characteristics of LDMOS transistor.




Fig. 4. Threshold voltage of LDMOS transistor .




Fig. 6. A trade off between Ron & BV versus gate length.




Fig. 5. A trade off between Ron & BV versus channel length.

parameter constant and R_{on} is calculated by the slope of the linear regime of the drain current-voltage (IV) characteristics (Fig. 3).

Several literatures reported that on resistance increases with the breakdown voltage as R_{on} is proportional to $BV^{2.5}$. The fig.5 and fig.6 show a tradeoff between R_{on} and BV with variation of channel and gate length keeping all other parameters constant. The on resistance and BV show trade off with varying gate and channel length at a gate voltage (V_{gs}) of 5V and drain voltage (V_{ds}) of 8 V. The fig.5 and fig.6 show that on resistance decreases with increasing gate length with different channel devices having length 0.3 μm, 0.5 μm and 0.7 μm.

a. OUTPUT CONDUCTANCE

Fig.7 shows that the channel conductance decreases with increases the drain voltage, this is because as the drain voltage increases then the depletion width increases which reduce the channel hence conductance decreases and finally saturates when the device saturates.

The graph plots signify that drain conductance is almost constant with increase drain voltage. The O/P conductance (g_o) is proportional to drain current. Since drain current is almost constant in saturation region of LDMOS at higher drain voltage, g_o also becomes independent with increase drain bias.

b. Transconductance

Due to high R_{on} , LDMOS shows a low g_m . But g_m should be high because g_m is directly proportional to the o/p of amplifiers. Hence g_m has two attributes: peak g_m range and gate voltage. Both should be higher for RF applications. So by reducing on resistance of device, peak g_m and range should be improved. In the saturation region, the transconductance (g_m) of LDMOS device is defined by following equation:

$$g_m = \mu_n C_{ox} \frac{W}{L} (V_{GS} - V_{th}) = \frac{\partial I_D}{\partial V_{GS}} : V_{DS} = constt \quad (2)$$

Where,

C_{ox} is the capacitance of gate, μ_n is the mobility of channel and L and W represents the length and width of the gate respectively. Fig.8, fig.9 and fig.10 show the g_m of the device which is defined by above equation. (Note: In LDMOS devices, g_m curve is reduced in the compression region due to low doped drain (LDD) region.

The g_m also gradually decreases after the peak because mobility of electron that gets reduced after the V_{DS} gets saturated. At high gate voltage, g_m decreases because channel mobility decrease and at low gate voltage g_m increases. These figures show the impact of illumination on g_m , the figures show that with enhance the V_{gs} the g_m increases this is due to the fact that with increase in the gate voltage, the depletion width decreases and the channel increases hence the conductance increases. For illumination there is increase in the conductance due to excess carriers generated. The peaks of transconductance are very well simulated by model which proves correct modeling of mobility behavior with transverse field and drift resistance.




Fig. 7. Out put conductance at $V_{gs}-V_{th}=10V$ with varying drain voltage.




Fig. 8. A plot between transconductance and gate voltage with varying drain voltage.




Fig. 9. A plot between transconductance and gate voltage versus gate length.




Fig. 10. A plot between transconductance and gate voltage with varying channel length.

The fig.8 plots of g_m at fixed drain voltage of 1V to 10V with varying gate voltage. The drain current is very small till device enters inversion region. The transconductance curve reaches a peak and then reduced due to influence of V_{gs} on effective mobility. The nature of plots of g_m are not similar for $V_{ds}=1V$ to 10V. Because device are in linear region when drain voltage is low as 1V and device are in saturation region when drain voltage reaches at 10V.

Transconductance (g_m) is one of the very important factors considered in circuit design as it decides cut off frequency.

C. RF CHARACTERISTICS/AC ANALYSIS

AC analysis is performed to determine small signal characteristics of device. AC sinusoidal small signal analysis should be performed after solving for a DC condition.

In RF – transistor design, the frequency of operation is the main motive which depends on cut off frequency (f_t) and maximum oscillation frequency (f_{max}). Both are extracted through small- signal analysis. The f_t and f_{max} are the critical figures of merit for evaluating the performance of RF transistors. The f_t provides how rapidly a device can transfer charge in the channel from gate to drain. The cut off frequency and maximum oscillation frequency are related to transconductance and resistance.

Therefore the value of f_t depends on gate –source capacitance (C_{gs}) and trans-conductance (g_m) written in following equation;

$$f_t = \frac{g_m}{2\pi(C_{GD} + C_{DS})} \quad (3)$$

And f_{max} is the unilateral power gain (U) of the device:

$$f_{max} = \sqrt{\frac{f_t}{8\pi R_G C_{GD}}} \quad (4)$$

The cut off frequency and maximum oscillation frequency have been extracted by current gain (h_{21}) and unilateral power gain. When both is unity or have a magnitude 0dB.

The current gain and unilateral power gain have been calculated and plotted versus frequency. Fig.11 and fig.12 show the current gain and unilateral power gain with variation of V_{ds} at same gate and channel length.

The substantial rise in f_t can be contributed to enhance in drain current and hence transconductance have been improved. Fig.13 and fig.14 show the frequency response (f_t and f_{max}) versus gate length and channel length. The simulation was done at $V_{ds}=5V$ and $V_{gs}=10V$. The equation (4) is applicable only for plot shown in fig. 13 because f_{max} has been degraded with enhance of gate resistance/ increase of gate resistance.

High frequency operation in LDMOS is achieved by short channel. A short channel makes the device operate in velocity saturation mode. The fig. 14 shows the plot f_t and f_{max} versus channel length. The result shows that f_t increases with gate length and channel length decreasing but same trend is not observed for f_{max} . The highest cut off frequency of 21 GHz is extracted for the device




Fig. 11. Current gain vs frequency at different drain voltage.




Fig. 12. Unilateral power gain vs frequency at different drain voltage.

at gate length 0.2 μm . The f_{max} is strongly depend on parasitic components of LDMOS transistor like as gate drain and drain source capacitance or gate resistance. The value of f_{max} can be approximately expressed as follows:

$$f_{max} = \frac{f_T}{\sqrt{4R_g(g_{ds} + 2\pi f_T C_{gd})}} \quad (5)$$

In our work, f_{max} is probably related to the high output conductance (g_{ds}). The value of f_{max} is inversely proportional to g_{ds} .

In plot 14 f_{max} increases with decrease of drain resistance (R_D). When channel length increases then lightly doped drain region (LDD) reduced hence drain resistance also reduced. So equation (5) is applicable only for plot 14.

At high frequencies, a transistor with high f_t and f_{max} will have a low noise figure. In 0.3 μ m LDMOS, f_t and f_{max} is expected to be 20 GHz and 50 GHz, respectively.

In RF transistor f_{max} is always higher than f_t . The f_{max} may be higher or lower than f_t . Transistor with $f_{max} > f_t$ can have useful power gains also at frequencies above f_t and up to f_{max} .

A simplified explanation for this is that the current gain lesser than one is compensated by a voltage gain greater than one in the frequency range between f_t and f_{max} . Thus, a power gain greater than one is possible. Transistors with $f_{max} < f_t$, however, can achieve power gain only at frequencies up to f_{max} and cannot be used as power amplifiers at frequencies between f_{max} and f_t . In the case of bipolar RF transistors, there existed a tradeoff between f_t and f_{max} . A bipolar transistor designed for maximum f_t commonly shows a relatively low f_{max} and vice versa.

A frequently asked question is which of the two characteristic frequencies, f_t and f_{max} , is more important for RF transistors. There is no unequivocal answer. The commonly cited statement that f_t is the more important FOM for digital circuits while for analog applications f_{max} is most significant is far too simple. The importance of f_t and f_{max} depends on the specific application of the transistor. Manufacturers of RF transistors often strive for $f_t \approx f_{max}$ so that the devices are useful for a large number of different applications.

Another important issue is that of the maximum operating frequency f_{op} of an RF transistor with certain f_t and f_{max} . Again, there is no definite answer. A rather conservative rule of thumb is that both f_t and f_{max} of the RF transistor should be at least ten times higher than the operating frequency of the system in which the transistor is to be used. A less stringent requirement is that the operating frequency of an RF system should not exceed 50% of the cutoff frequency of the transistors used [13]. For power transistors, f_t must be at least equal to f_{op} and f_{max} should be at least three times that of f_{op} [14]. Clearly, the requirements differ from application to application




Fig. 13. Cut off frequency and Fmax vs gate length at Vds & Vgs-Vt=10V




Fig. 14. Cut off frequency and Fmax vs channel length at Vds & Vgs-Vt=10V

IV. CONCLUSION

In this paper, a LDMOS device has been proposed and investigated by simulation. This simulation results show the better RF characteristics. Optimization has been achieved by varying gate length and channel length. The variations of gate and channel length affect the all parameters breakdown voltage, on resistance and transconductance etc. Breakdown voltage and Ron are 13.65V and 10¹³Ω, respectively. By scaling the gate length and channel length,



our simulation revealed better improvement in all investigating parameters. The results of RF measurement for cut off frequency and $f_{\max}$ for device with different gate and channel length are simulated.

The simulation results have revealed; the 0.3 μm channel LDMOS device has better performance because of difference in device level process optimization and with gate length shorter than 0.3 μm lengths, device is difficult to secure leakage suppression.

V. REFERENCE

- [1] Gaurav Saini, Ashwani K Rana “Physical Scaling Limits of FinFET Structure: A Simulation Study” International Journal of VLSI design & Communication Systems (VLSICS) Vol.2, No.1, March 2011.
- [2] Kwangseok Han, Jeong-hu Han, Minkyu Je and Hyungcheol Shin “RF Characteristics of 0.18- μm CMOS Transistors”, Journal of the Korean Physical Society, Vol. 40, No. 1, January 2002, pp. 45-48.
- [3] Yogesh Singh Chauhan, Francois Krummenacher, Costin Anghel, Renuad Gillon†, Benoit Bakeroot‡, Michel Declercq and Adrian Mihai Ionescu, “Analysis and Modeling of Lateral Non-Uniform Doping in High-Voltage MOSFETs,” AMIS, Belgium, IEEE, 2006.
- [4] John L. B. Walker, Handbook of RF and Microwave Power Amplifiers, Cambridge, 20 February 2013.
- [5] Lars Vestling, Member, IEEE, Johan Ankarerona, and Jorgen Olsson, Member, IEEE, “Analysis and Design of a Low Voltage High Frequency LDMOS Transistor,” IEEE Electron Devices., vol. 49, No.6, June 2002.
- [6] A.W. Ludikhuizen, A Review of RESURF Technology, Int. Symp. Power Semicon. Devices & ICs, pp. 11-18, 2000.
- [7] Sunitha HD, Keshaveni N, Reduced Surface Field Technology For LDMOS: A Review, IJETAE journal, volume4, Issue6, June 2014.
- [8] Zhang Wenmin, Zhang Wei, Fu Jun and Wang Yudong, An Analytical Model for the Drain Source Breakdown Voltage of RF LDMOS Power Transistors with a Faraday Shield, Journal of Semiconductors, Vol. 33, No.4, April 2012.
- [9] Daisuke Ueda, Hiromitsu Takagi and Gota Kano, An Ultra Low On Resistance Power MOSFET Fabricated by Using a Fully Self Aligned Process, IEEE TRANSACTIONS ON ELECTRON DEVICES, Vol.ED-34, No.4, April 1987.
- [10] Elizabeth Kho Ching Tee, Norhuzamin Julai, Hu Yong Hai, Deb Kumar Pal, Tai Swee Hua, Impact of Poly Field Plate Dimension Towards LDMOS Performance, ICSE 2008 Proc.2008, Johor Bahru, Malaysia.
- [11] Ali A. Orouji, Mahsa Mehrad, Breakdown voltage improvement of LDMOSs by charge balancing: An inserted P-layer in trench oxide (IPT-LDMOS), Superlattices and Microstructures, 2012; 51, 412–420.
- [12] M. Zitouni, F. Moranchó, H. Tranduc, P. Rossel, J. Buxo and I. Pages, A New Device for Smart Power Integrated Circuits: the Trench Lateral DMOSFET, IEEE, 1998.
- [13] Tobias Erlbacher, Anton J. Bauer, and Lothar Frey, Reduced On Resistance in LDMOS Devices by Integrating Trench Gates into Planar Technology, IEEE ELECTRON DEVICE LETTERS, VOL. 31, NO. 5, MAY 2010.
- [14] Wei Yao, Student Member, IEEE, Gennady Gildenblat, Fellow, IEEE, Colin McAndrew, Fellow, IEEE, and Alexandra Cassagnes, “Compact Model of Impact Ionization in LDMOS Transistors,” IEEE Electron Devices., vol. 59, No. 7, July 2012.
- [15] Hua Ting-Ting 1, Guo Yu-Feng 1, Yu Ying 1, Gene Sheu 2, Jian Tong 1 and Yao Jia-Fei, “Analytical models of lateral power devices with arbitrary vertical doping profiles in the drift region” Chin. Phys. B Vol.22, No.5, 2013.
- [16] Nie Weidong 1, 2, Yi Fayou 2, and Yu Zongguang 1, “Kirk effect and suppression for 20 V planar active gap LDMOS,” Journal of Semiconductors, Vol.34, No.5, May 2013
- [17] Luo Xiao-Rong, Yao Guo-Liang, Zhang Zheng-Yuan, Jiang Yong-Heng, Zhou Kun, Wang Pei, Wang Yuan-Gang Lei Tian-Fei, Zhang Yun-Xuan and Wei Jie “A low on-resistance triple RESURF SOI LDMOS with planar and trench gate integration,” Chin. Phys. B, Vol.21, No.6, 2012.
- [18] HE Jin and ZHANG Xing, “Analytical Model of Surface Field Distribution and Breakdown Voltage for RESURF LDMOS Transistor,” CHINESE JOURNAL OF SEMICONDUCTORS, vol 22, No.9, sep. 2001.
- [19] Sunitha HD, Keshaveni N, “Reduced Surface Field Technology For LDMOS: A Review,” International Journal of Emerging Technology and Advanced Engineering, Volume 4, Issue 6, June 2014.
- [20] Woo-Yang Jeong, Keun-Man Yi, “Development of Low-Vgs N-LDMOS Structure with Double Gate Oxide for Improving Rsp,” TRANSACTIONS ON ELECTRICAL AND ELECTRONIC MATERIALS VOL. 10, NO. 6, DECEMBER 25, 2009
- [21] Lars Vestling, Member, IEEE, Johan Ankarerona, and Jorgen Olsson, Member, IEEE, “Analysis and Design of a Low Voltage High Frequency LDMOS Transistor,” IEEE Electron Devices., vol. 49, No.6, June 2002.
- [22] Ali A. Orouji*, Mahsa Mehrad, “Breakdown Voltage Improvement of LDMOS by Charge Balancing: An Inserted P Layer in Trench Oxide,” Superlattices and Microstructures vol.51, pg.412-420, 2012.

IJEAST

INTERNATIONAL JOURNAL
OF ENGINEERING APPLIED SCIENCE
AND TECHNOLOGY

ABOUT IJEAST

International Journal of Engineering Applied Science and Technology (IJEAST) is a peer-reviewed, open access journal that publishes high-quality research papers in the field of Engineering, Applied Science and Technology.

IJEAST aims to provide a platform for researchers, academicians, and professionals to share their innovative ideas, research findings, and practical experiences with the global scientific community.

FOCUS AREAS

- Engineering
- Applied Science
- Technology
- Innovation & Development
- Interdisciplinary Studies



PEER REVIEWED

All submissions are rigorously peer reviewed to ensure quality.



OPEN ACCESS

Free and unrestricted access to research for all.



GLOBAL REACH

Connecting researchers and professionals worldwide.



TIMELY PUBLICATION

We ensure a swift and efficient publication process.



For more information, visit our website

www.ijeast.com



INTERNATIONAL JOURNAL
OF ENGINEERING APPLIED SCIENCE
AND TECHNOLOGY

✉ editor@ijeast.com

🌐 www.ijeast.com

📍 India



2455-2143