



# A COMPARATIVE STUDY OF VARIOUS SRAM CELLS

Pavneet Singh

Department of ECE

Deenbandhu Chhotu Ram University of Science and  
Technology Murthal, Sonapat (Haryana), India

Sunita Dahiya

Department of ECE

Deenbandhu Chhotu Ram University of Science and  
Technology Murthal, Sonapat (Haryana), India

**Abstract**—The development in computerized gadgets has led to a huge increment in their presentation. To satisfy these needs, essential memory is required. Developments in memory innovation are reflected with regard to high density, fast processing speed, and rapid and low energy memory cells. Consequently, fast processing speed, low power and high reliability are significant worries in structuring SRAM cells. Bringing down the voltage, meets the low control specification of the device and yet builds the delay and diminishes security. In this manner, there is an exchange occur between the stability parameters. Based upon the specific application and different strategies, for example, scaling gadget size, voltage, are utilized to enhance the general execution of the memory cell. This paper thinks about several structural plans of SRAM topology, for 6T, 7T, 8T and 9T SRAM based on power dissipation, SNM and delay.

**Keywords**— Read delay, Write delay, Power dissipation, WSNM, RSNM.

## I. INTRODUCTION

Interest for battery work, fast compact gadgets for example, scratch pad, smart phones, desktop computers and so on increment step by step. High speed compact gadgets require primary memory that reacts rapidly. Due to this, SRAM is used, which is fast and refreshing does not need to be repeated. In fast speed SRAM cells, leaking of current and dissipating of power are the major concern which makes the life of the battery short. Therefore, these parameters should be low while making the design of SRAM cell.

The supply voltage is expanded within range to keep up power consumption. Power density within range can be maintained that is need for power sensitive application. Circuit strategy and framework stage procedures with power supply scaling are additionally required to accomplish low power plan [1]. Forceful scale down the gadgets not just increments sub-threshold leakage yet additionally has another adverse impact [2]. A little change in channel lengths may have enormous edge voltages variety, which makes hardware attributes not realizable. To neglect these tiny channel impacts, oxide thickness scaling, higher and uneven doping

should be consolidated [3]. Low oxide thickness offers high electric field, gives the result in reliable direct tunneling current [4]. A multi-threshold CMOS technology works in rest mode and active mode, which diminishes static dissipating power of SRAM cell [5, 6]. In other strategy to enhance the SRAM accuracy and dependability, a low region body biasing circuit is designed [7].

In VLSI scaling various gadgets are turning into a significant leakage peripheral for such applications like embedded cache, battery controlled systems where leakage current should very low. Hence, leakage current is a significant problem in scaled innovation.

This paper is arranged as follows: Section II is about literature review of past studies. Some performance parameters are talked about in Section III. Section IV draws the comparison tables. In the end, Section V defines the conclusion of this presented work.

## II. LITERATURE REVIEW

### A. 6T SRAM-

T.H. KIM et.al. 2008 presented six transistor SRAM cell (figure 1) [8]. A circuit design of a traditional SRAM cell shows in which before the start of the read operation, bitbar line (BLB) and bit line (BL) are precharged to higher V<sub>dd</sub>. At that point, the access transistors become ON with the selected word line. Depending upon the information stored in Q/QB, discharging takes place at BL/BLB which performs read and write operation.

Traditional six transistor SRAM cell [9] meets issues at low supply voltages. All things considered, on not high voltages, weak write-access transistors could not overcome the heavy feedback response of cell inverter. Hence, access transistors unable to implement the contribution in the input of the ideal cell in the write operation.




Fig. 1. 6T SRAM [8]

**B. 7T SRAM –**

The design of seven transistor SRAM cell is consist of two CMOS inverters. Which are internally latched with the extra NMOS transistor that is associated with the read line and has two NMOS access transistors joined with bitline bar and bitline individually. From the given figure 2 of 7T SRAM, the M5 access transistor is attached with the word line (WL) which performs write operation and M6 transistor is joined to the read line (R). Throughout the read and write tasks, bit line operates as I/O nodes which convey the information to the sense amplifier [10].




Fig. 2. 7T SRAM

**C. 8T SRAM –**

G. Pasandi et.al. 2014 presented eight transistor SRAM cell. Circuit design of eight transistor SRAM cell [11] is demonstrate by figure 3. In given cell, M6 used as a read access transistor and M5 used as a write access transistor. Having independently working transistors in the given cell, it is achievable that the dimensions of the read transistor can be increased for enhancement of read operation and the dimensions of the write access transistor can choose to a minimum to improve the write operation. While in 6T SRAM, there is an issue when shaping the access transistor. In the given 8T SRAM cell, the extra M7 (pMOS) and M8 (nMOS) transistors are OFF throughout the write activity. Due to this, connections of VDD and GND are interrupted in the cell inverter.




Fig. 3. 8T SRAM [12]

Kim et al. [12] used stronger working transistors by using reverse short channel effect [utilizing working transistors with greater channel length]. Another method to enhance the writing efficiency of traditional SRAM is to create a loop of feedback between cell inverters to weaken the cell and break this feedback loop throughout the write activity [13-16].

**D. 9T SRAM –**

Z. Liu et.al. 2008 presented nine transistor SRAM cell [17] is appeared in figure 4. Write activity is alike to the six transistor SRAM cell. Read activity is done by N5, N6 and N7 separately which is handled by read signal (RWL). In 2011 A. Teman et.al. introduce 9T SRAM [18] cell executing supply feedback idea internally weakening the pull up current throughout the write operation thus uses low voltage. Additionally, various assisting of writing strategy like Vdd failure, negative bit-line, plugged Vss, wordline boosting strategy [19-23] introduced.



To enhance the read stability, a nine transistor SRAM cell was introduced with different read port [24-25] and for enhancing write stability, negative bit-line strategy is used.




Fig. 4. 9T SRAM CELL [18]

### III. PERFORMANCE PARAMETERS

There are different types of performance parameter which effects the various SRAM cell such are as follows.

#### A. RSNM (Read-Static-Noise-Margin) –

The tolerated DC noise ( $V_n$ ) by pair of cross-coupled inverters present in data storing flip flop. This margin amount of DC noise is managed such that bitcell retains the data. VTC (Voltage Transfer Characteristics) gives the value of read SNM [26].

#### B. WSNM (Write-Static Noise-Margin) –

The WSNM is described by write trip point voltage, known as the greatest measure of voltage required on the bit line to flip the content on the bit cell [27, 28].

#### C. Static Power Dissipation –

Static power consists of leakage and standby power and also represents the type of consumption of power which is autonomous of movement. In off state region, transistor consumes the leakage power because of reverse bias current. The constant flow of current from Vdd to ground contributes in static and standby power.

#### D. Write Delay –

This is a considerate amount of delay among the two variables i.e. application of word line (WL) signal and data written moment.

#### E. Read Delay –

It is the delay between the reaction time of the sense amplifier and applications of WL signal. Also, read delay permits the bit line to discharge upto 10% of the peak value [29].

### IV. COMPARISON TABLES

The various SRAM cells and its performance parameters are studied. The different SRAM cells are discussed on various CMOS technology. Table 1 compares the details of static power dissipation, WSNM and RSNM.

Table -1 Static Power Dissipation, WSNM and RSNM Comparison

SRAM Cells	Supply voltage (V)	Technology (nm)	WSNM (mV)	RSNM (mV)	Static Power Dissipation
6T [30]	0.6	65	160	190	310pW
7T [36]	0.6	90	406	120	NA
8T [33]	1	45	180	200	6.22nW
8T [34]	1	90	200	291	44.85nW
9T [26]	0.6	65	170	250	NA
9T [35]	0.6	65	228	225	240pW
9T [31]	1.2	65	270	210	NA
9T [38]	1.2	65	500	400	521nW

Table -2 Read and Write Delay Comparison

SRAM Cells	Supply voltage (V)	Technology (nm)	Read Delay	Write Delay
6T [30]	0.6	65	2ns	145ps
8T [34]	1	90	27ps	183ps
9T [26]	0.6	65	3.7ns	1.2ns
9T [35]	0.6	65	32ps	150ps
9T [31]	1.2	65	609ns	7.9ns

Table 2 express the comparison between the read and write delay at different voltages and technology node.

### V. CONCLUSION

The various SRAM cells of different topologies are reviewed. At 65 nm technology node, RSNM and WSNM of 6T [30] SRAM cell is less than the 9T [26] SRAM cell. To get more RSNM in 6T SRAM cell, a pull down transistor could be used with a larger width. While 9T [38] SRAM cell has much greater WSNM and RSNM value as compare to 6T,7T, and 8T



at 65nm technology node. Yet the area of the SRAM will also be increased which causes high leakage current. At 90 nm technology node, WSNM of the 7T [36] SRAM cell is larger than the 8T [34] SRAM cell. During write operation, this irregular design of 8T [34] SRAM cell is vulnerable to failure. Static power dissipation of 6T [30] SRAM cell is very less as compare to 7T, 8T and 9T using 65 nm technology node. While at same technology node, read and write delay of 9T [35] SRAM cell is better as compare to various SRAM cells discussed in this paper. Dual-threshold voltage approach can be used to lower down the delay and static power dissipation [37].

## VI. REFERENCE

- [1] Borkar S. (1999). Design challenges of technology scaling, in *IEEE Micro*;19(4):23.
- [2] Sze S.M. (1990) High speed semiconductor devices, in Wiley, New York, pp. 139–210.
- [3] Roy K, Prasad S.C. (2000). Low power CMOS VLSI circuit design, in New York: Wiley Inter science Publications, (pp. 27–29).
- [4] Taur Y., Ning T.H. (1998) Fundamentals of modern VLSI devices, in New York: Cambridge University Press, (pp. 285–286).
- [5] Kao J., Chandrakasan A., Antoniadis D. (1997) Transistor sizing issues and tool for multi threshold cmos technology, in *IEEE 34th design automation conference (DAC)*, (pp. 409–14).
- [6] Kao J., Narendra S., Chandrakasan A. (1998). MTCMOS hierarchical sizing based on mutual exclusive discharge patterns, in *IEEE 35th design automation conference (DAC)*, (pp. 495–500).
- [7] Mostafa H., Anis M., Elmasry M. (2011). Adaptive body bias for reducing the impacts of NBTI and process variations on 6T SRAM cells, in *IEEE Trans Circ Syst – I* 2011,58(12), (pp.2859–71).
- [8] Kim T.H., Liu J., Keane J., Kim C.H. (2008). Circuit techniques for ultra-low power subthreshold SRAMs, in *IEEE international symposium on circuits and systems (ISCAS)*, (pp.2574–77).
- [9] Pasandi G. and Fakhraie S.M. (2013). A new sub-threshold 7T SRAM cell design with capability of bit-interleaving in 90 nm CMOS, in *Proc. 21st Iranian Conf. Elect. Eng. (ICEE)*, (pp. 1–6).
- [10] Mishra S., Dubey A., Singh T.S., and Akashe S. (2012). Design and simulation of high level low power 7T SRAM cell using various process & circuit techniques, in *2012 IEEE International Conference on Signal Processing Computing and Control*.
- [11] Pasandi G and Mehdi Fakhraie S. (2014). An 8T Low-Voltage and Low-Leakage Half-Selection Disturb-Free SRAM Using Bulk-CMOS and FinFETs, in *IEEE TRANSACTIONS ON ELECTRON DEVICES*, VOL.61, NO. 7, (pp. 2357-2363).
- [12] Ki T.H., Liu J., and Kim C.H. (2009). A voltage scalable 0.26 V, 64 kb 8T SRAM with V min lowering techniques and deep sleep mode, in *IEEE J. Solid-State Circuits*, vol. 44, no. 6, (pp. 1785–1795).
- [13] Aly R.E., Faisal M.I., and Bayoumi M.A. (2005). Novel 7T SRAM cell for low power cache design, in *Proc. IEEE Int. SOC Conf.*, (pp. 171–174).
- [14] Pasandi G., Qasemi E., and Fakhraie S.M. May (2014). A new low-leakage T-gate based 8T SRAM cell with improved write-ability in 90 nm CMOS technology, in *Proc. 22nd Iranian Conf. Elect. Eng. (ICEE)*, Tehran, Iran.
- [15] Kanda K., Sadaaki H., and Sakurai T. June (2004). 90% write power-saving SRAM using sense-amplifying memory cell, in *IEEE J. Solid-State Circuits*, vol. 39, no. 6, (pp. 927–933).
- [16] Yamaoka M. March (2006). 90-nm process-variation adaptive embedded SRAM modules with power-line-floating write technique, in *IEEE J. Solid-State Circuits*, vol. 41, no. 3, (pp. 705–711).
- [17] Liu Z, Kursun V. (2008). Characterization of a novel nine-transistor SRAM cell, in *IEEE Trans Very Large Scale Integr (VLSI) Syst* 2008;16, (pp.488–92).
- [18] Teman A. (2011). A 250 mV 8 kb 40 nm ultra-low power 9T supply feedback SRAM (SF-SRAM), in *IEEE Journal of Solid-State Circuits*, 46(11), (pp. 2713–2726).
- [19] Kulkarni J. (2013). Dual-VCC 8T-bitcell SRAM array in 22 nm tri-gate CMOS for energy-efficient operation acrosswide dynamic voltage range. In *2013 Symposium on VLSI Technology*, (pp. C126-C127).
- [20] Chen, Y. (2015). A 16 nm 128 Mb SRAM in high-k metal- gate Fin FET technology with write-assist circuitry for low-VMIN applications, in *IEEE Journal of Solid-State Circuits*, 50(1), (pp.170–177).
- [21] Karl E. (2012). A 4.6 GHz 162 Mb SRAM design in 22 nm tri-gate CMOS technology with integrated active VMIN- enhancing assist circuitry, In *2012 IEEE international solid-state circuits conference*, San Francisco, CA (pp. 230–232).
- [22] Bhavnagarwala A. J. (2008). A sub-600-mV, fluctuation tolerant 65-nm CMOS SRAM array with dynamic cell biasing, in *IEEE Journal of Solid-State Circuits*, 43(4), (pp. 946–955).



- [23] Tu M. (2010). Single-ended subthreshold SRAM with asymmetrical write/read-assist, in *IEEE Transactions on Circuits and Systems I: Regular Papers*, 57(12), (pp.3039–3047).
- [24] Tu M. (2012). A single-ended disturb-free 9T subthreshold SRAM with cross-point data-aware write word-line structure, negative bit-line, and adaptive read operation timing tracing, in *IEEE Journal of Solid-State Circuits*, 47(6), (pp.1469–1482).
- [25] Wang B. (2015). Design of an ultra-low voltage 9T SRAM with equalized bitline leakage and CAM-assisted energy efficiency improvement, in *IEEE Transactions on Circuits and Systems I: Regular Papers*, 62(2), (pp. 441–448).
- [26] Mishra sanjeeb, Kumar Singh neeraj, Rousseau Vijayakrishnan. (2016). *Understanding Power Consumption Fundamentals*, in Elsevier BV, system on chip interfaces of low power design.
- [27] Jiajing W., Nalam, S., Calhoun B.H. (2008). Analyzing static and dynamic write margin for nanometer SRAMs, in *ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED)*, (pp.129–134).
- [28] Heald R., Wang, P. (2004). Variability in sub-100nm SRAM designs, in *International Conference on Computer Aided Design, 2004. ICCAD-2004, San Jose*, (pp. 347–352).
- [29] Rohit and Saini G. (2015). A stable and power efficient SRAM cell, in *2015 International Conference on Computer, Communication and Control (IC4)*, (pp. 1-5).
- [30] Senousy R.E., Ibrahim S., & Anis W. (2016). Stability analysis and design methodology of near-threshold 6T SRAM cells, in *2016 28th International conference on microelectronics (ICM), Giza* (pp. 225–228).
- [31] Mansore S.R., Gamad R. S., & Mishra D. K. (2017). A single-ended read decoupled 9T SRAM cell for low power applications, in *2017 IEEE international symposium on nanoelectronic and information systems (iNIS), Bhopal* (pp. 220–223).
- [32] Jiao, H., Qiu, Y., & Kursun, V. (2016). Variations-tolerant 9T SRAM circuit with robust and low leakage SLEEP mode, in *2016 IEEE 22nd international symposium on on-line testing and robust system design (IOLTS), Sant Feliu de Guixols* (pp. 39–42).
- [33] Anitha, D., Manjunathachari, K., Kumar satish, & Prasad G. (2017). Design of low leakage process tolerant SRAM cell, in *Analog Integrated Circuits and Signal Processing*, 93(3), (pp.531–538).
- [34] Prasad G., & Anand A. (2015). Statistical analysis of low-power SRAM cell structure, in *Analog Integrated Circuits and Signal Processing*, 82(1), (pp.349–358).
- [35] Mishra, Srivastava J.K., Misra P.K. (2019). Analytical modelling and design of 9T SRAM cell with leakage control technique, in *Analog Integr Cir Sig Process* 101, (pp.31-43).
- [36] Mehrabi K., Ebrahimi B. and Afzali-Kusha A. (2015). A robust and low power 7T SRAM cell design, in *2015 18th CSI International Symposium on Computer Architecture and Digital Systems (CADSD)*, (pp. 1-6).
- [37] Premalatha, Sarika K. and Kannan P.M. (2015). A comparative analysis of 6T, 7T, 8T and 9T SRAM cells in 90nm technology, in *2015 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT), Coimbatore*, (pp. 1-5).
- [38] Jiao H., Qiu Y. and Kursun V. (2016). Variations-tolerant 9T SRAM circuit with robust and low leakage SLEEP mode, in *IEEE 22nd International Symposium on On-Line Testing and Robust System Design (IOLTS), Sant Feliu de Guixols, 2016*, (pp. 39-42).